I. INTRODUCTION
HI N-FILM technology is essential for integrated circuits with high volume, high functionality, low cost, and flexibility. Oxide semiconductors are ideal candidate materials for flexible circuits due to their unique advantages of high carrier mobility (~1-100 cm 2 /Vs), visible light transparency, and large-area and low-temperature processability. Recently, indium gallium zinc oxide (InGaZnO or IGZO) thin-film transistor (TFT) operating beyond 1 GHz and flexible IGZO Schottky diode operating beyond 2.45 GHz have been reported [1, 2] . Radio frequency identification (RFID) tags and near field communication (NFC) technology, two important communicate interfaces in body-terminal network area of the internet of things (IoT), the next big wave in electronics [3] , have been developed with IGZO TFT technology. However, all these reported thin-film tags read data from local read-only memories (ROMs) [4] [5] [6] . The data stored in ROMs can only be read but cannot be modified during operation, and thus restricting the storage capabilities, such as information update, which are highly desirable in IoT technology. In contrast to ROMs, static random access memories (SRAMs) can operate with both read and write modes, and are widely applied in cache memories, microprocessors, and systems-on-chip (SoC). Very recently, Myny et al. demonstrated an 8-bit organic thin-film microprocessor without SRAM, and accordingly, it cannot store either processor instruction or data [7] . Shulaker et al. reported the first computer built on 178 carbon nanotube TFTs with an external off-chip memory to realize signal reading and writing [8] , and such external memory leads to reduced integration, enhanced power consumption, and increased area footprint.
Recently, to realize data storage and processing in future flexible electronics, several SRAMs based on flexible semiconductors have been demonstrated [3, [9] [10] [11] [12] . Fukuda et al. fabricated an SRAM based on unipolar p-type organic TFTs, with a large cell area of 21 mm 2 and a low write speed of 1.5 ms [10] . De Roose et al. demonstrated an 128-bit SRAM based on unipolar n-type IGZO TFTs [3] . In contrast to complementary SRAM, SRAM based on unipolar TFTs generally has a conflict between its performance and layout area. Geier et al. reported a complementary SRAM cell with very low power consumption based on carbon nanotube TFTs [11] , but the high purity and large area homogeneity are still big challenge. Due to the challenge of high performance p-type oxides, complementary SRAM based on both p-and n-type oxides has not yet been demonstrated. In this work, a high performance SRAM cell is fabricated with traditional 6-transistor structure based on n-type IGZO and p-type tin monoxide (SnO) via a low-temperature process, which is suitable for large-scale and flexible fabrications. Its static performance is analysed by both static voltage characteristics and N-curve which is commonly used for silicon SRAMs, and the results are in good agreement. The write speed was extracted from the dynamic waveforms. Fig. 1 were fabricated. Ti (5 nm) and Au (30 nm) as the gate electrode were deposited by electron-beam evaporation on clean Si wafer substrate [13] . A 30-nm-thick Al2O3 layer was then deposited as the gate dielectric by atomic-layer deposition. A 20-nm-thick p-type SnO layer was deposited [13] , and post-annealed in ambient air at 225℃ for 2 hours. A 24-nm-thick n-type IGZO layer was then deposited by RF magnetron sputtering at room temperature [14] . Ti (50 nm) and Au (30 nm) were deposited as source/drain contacts by electron-beam evaporation. Finally, the sample was annealed at 100℃ for 1 hour in ambient air. The electrode and channel layers were patterned by UV lithography and lift off. The Al2O3 layer was patterned by UV lithography and inductively coupled plasma reactive ion etching. The electrical characteristics of the TFTs and SRAM cell were measured using a source/measure unit (Agilent B2902A) and oscilloscope (Keysight MSOX6004A) in the dark at room temperature. Figure 1(a) presents the circuit diagram of the complementary SRAM cell with optimised size. The SRAM composed by two cross-coupled complementary inverters and two access n-type TFTs. In an ideal case, the two inverters should have infinite gains [15] , and recently we have realized oxide semiconductor inverters with a record high gain [13] . The cell area remains one of the key parameters for SRAM design in terms of cost and volume. The SRAM cell has an area of 0.0208 mm 2 , which is, to the best of our knowledge, the smallest area among the reported SRAMs based on flexible semiconductors to date, as shown in Fig. 1(b) . The transfer and output characteristics of the n-type IGZO and p-type SnO TFTs are shown in Fig. 2 . The carrier mobility, subthreshold swing (SS), , respectively. The cell stability determines the soft-error rate and the sensitivity of the memory [16] . The read stability is graphically analysed by the read static noise margin (RSNM), as shown in Fig. 3(a) . To characterise the RSNM, the BL and BR voltages were clamped at VDD of 8 V, and the word-line (WL) was activated to allow stored data to be transferred. A voltage sweep from 0 V to VDD was applied at VR, and VL voltage was measured. The measured curve and mirror curve are shown in Fig. 3(a) , and the RSNM value is 1.43 V, equalling to the side length of the inserted square. The write-ability is graphically analysed by the write static noise margin (WSNM). As shown in Fig. 3(b) , the red curve corresponds to writing data "1" under a high BR voltage of 8 V while the blue curve corresponds to writing data "0" under a low BR voltage of 0 V. The value of WSNM 1.67 V equals to the side length of the square between the two static voltage characteristics. The pull-up TFT P1 is weaker than the access TFT N3 due to higher channel resistance, and this lead to a strong write capability during a write operation. However, a strong read capability requires a stronger pull-down TFT N2 than access TFT N4. Hence, with (W/L)N2/(W/L)N4 = 2, high and balanced RSNM and WSNM values are realized with the smallest area, as shown in Table 1 .
III. RESULTS AND DISCUSSION
The above method of measuring static voltage characteristics has two drawbacks. One is the inability to measure it with automatic inline testers [17] , and the other is the limitation of supply voltage scaling for static noise margin [15] . Here, we applied an alternative N-curve method [17] which is commonly Fig. 3(b) . The voltage values at A, B, and C in N-curve of 1.07, 3.12, and 8.9 V, agree well with the corresponding values of 0.7, 3.9, and 8 V in Fig. 3(b) . The dynamic response of the SRAM cell was measured when WL was enabled and disabled, as shown in Fig. 5(a) . The VR voltage is less than VDD, and this is mainly because that only n-type TFT acting as transmission gate, a VTH is consumed when signal passes. The write time, namely transition time, defined as the time required to transition between 10% and 90% of the amplitude, is also a key parameter which determines the data storage speed. Figure 5 (b) and (c) shows the waveforms measured at the VR and VL nodes during a write operation. The transition time at VL node is 82 and 121 μs when the low state "0" and high state "1" were written into the cell, respectively. This is, to the best of our knowledge, the fastest writing speed among the reported values [3] , [10] , [12] , as shown in Table 1 2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60   F  o  r  P  e  e  r  R  e  v  i  e  w IEEE Electron Device Letters   1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
